N-Channel Enhancement Mode Field Effect Transistor



Top View



Bottom View

DFN3333-8L-WF



Product Summary

- V_{DS} 60V
- I_D 70A
- $R_{DS(ON)}$(at V_{GS}=10V) ＜5.5mΩ
- $R_{DS(ON)}$(at V_{GS}=4.5V) ＜9mΩ
- 100% EAS Tested

General Description

- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free
- Part no. with suffix "Q" means AEC-Q101 qualified

Applications

- Power switching application
- Uninterruptible power supply
- DC-DC convertor
- 12V and 24V Automotive systems

■ Absolute Maximum Ratings (T_J=25℃ unless otherwise noted)

Parameter			Symbol	Limit	Unit
Drain-source Voltage			V_{DS}	60	V
Gate-source Voltage			V_{GS}	±20	V
Continuous Drain Current (Note 1,2)	Steady-State	T_A=25℃, V_{GS}=10V	I_D	12.7	A
		T_A=100℃, V_{GS}=10V		9	
Continuous Drain Current (Note 1,3)	Steady-State	T_C=25℃, V_{GS}=10V		70	
		T_C =100℃, V_{GS}=10V		49	
Pulsed Drain Current	T_C=25℃, t_p=100μs		I_{DM}	280	A
Avalanche energy	V_G=10V, R_G=25Ω, L=1mH, IAS=15A		EAS	112.5	mJ
Total Power Dissipation (Note 1,2)	Steady-State	T_A=25℃	P_D	2.5	W
		T_A=100℃		1.25	
Continuous Drain Current (Note 1,3)	Steady-State	T_C=25℃		75	
		T_C =100℃		37	
Junction and Storage Temperature Range			T_J ,T_{STG}	-55～+175	℃

■Thermal resistance

Parameter		Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient (Note 2)	Steady-State	$R_{\theta JA}$	50	60	℃/W
Thermal Resistance Junction-to-Case	Steady-State	$R_{\theta JC}$	1.6	2	

■ Ordering Information (Example)

PREFERED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
YJQ5D5G06AQ	F1	Q5D5G06A	5000	10000	100000	13" reel

■ Electrical Characteristics (T_J=25℃ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	V_{GS}= 0V, I_D=250μA	60	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS}=60V, V_{GS}=0V	-	-	1	μA
		V_{DS}=60V, V_{GS}=0V, Tj=125℃	-	-	100	
Gate-Body Leakage Current	I_{GSS}	V_{GS}= ±20V, V_{DS}=0V	-	-	±100	nA
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS}= V_{GS}, I_D=250μA	1.0	1.6	2.5	V
Static Drain-Source On-Resistance	$R_{DS(ON)}$	V_{GS}=10V, I_D=20A	-	4.5	5.5	mΩ
		V_{GS}=4.5V, I_D=20A	-	6.2	9	
Diode Forward Voltage	V_{SD}	I_S=20A, V_{GS}=0V	-	-	1.2	V
Gate resistance	R_G	f=1MHz	-	2	-	Ω
Maximum Body-Diode Continuous Current	I_S		-	-	70	A
Dynamic Parameters						
Input Capacitance	C_{iss}	V_{DS}=30V, V_{GS}=0V, f=1MHz	-	1730	-	pF
Output Capacitance	C_{oss}		-	500	-	
Reverse Transfer Capacitance	C_{rss}		-	20	-	
Switching Parameters						
Total Gate Charge	Q_g	V_{GS}=10V, V_{DS}=30V, I_D=35A	-	33	-	nC
Gate-Source Charge	Q_{gs}		-	8	-	
Gate-Drain Charge	Q_{gd}		-	9	-	
Reverse Recovery Charge	Q_{rr}	I_F=35A, di/dt=100A/us	-	41	-	nC
Reverse Recovery Time	t_{rr}		-	37	-	ns
Turn-on Delay Time	$t_{D(on)}$	V_{GS}=10V, V_{DD}=30V, I_D=35A R_{GEN}=3Ω	-	15	-	ns
Turn-on Rise Time	t_r		-	54	-	
Turn-off Delay Time	$t_{D(off)}$		-	30	-	
Turn-off fall Time	t_f		-	24	-	

Note：

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
2. The value of $R_{\theta JA}$ is measured with the device mounted on the 40mm*40mm*1.1mm single layer FR-4 PCB board with 1 in^2 pad of 2oz. Copper, in the still air environment with TA =25℃.The maximum allowed junction temperature of 175℃. The value in any given application depends on the user's specific board design.
3. Thermal resistance from junction to soldering point (on the exposed drain pad).

■Typical Electrical and Thermal Characteristics Diagrams



Figure 1. Output Characteristics



Figure 2. Transfer Characteristics



Figure 3. Capacitance Characteristics



Figure 4. Gate Charge



Figure 5. On-Resistance vs Gate to Source Voltage



Figure 6. Normalized On-Resistance



Figure 7. $R_{DS(on)}$ VS Drain Current



Figure 8. Forward characteristics of reverse diode



Figure 9. Normalized breakdown voltage



Figure 10. Normalized Threshold voltage



Figure 11. Current dissipation



Figure 12. Power dissipation



Figure 13. Maximum Transient Thermal Impedance



Figure 14. Safe Operation Area

■ Test Circuits & Waveforms



Figure A. Unclamped Inductive Switching (UIS) Test Circuit & Waveform



Figure B. Gate Charge Test Circuit & Waveform



Figure C. Resistive Switching Test Circuit & Waveform



Figure D. Diode Recovery Test Circuit & Waveform

■ DFN3333-8L-WF Package information



Top View
正面视图

Bottom View
背面视图

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D		3.30 BSC	
E		3.30 BSC	
A	0.70	0.75	0.80
A1		0.203 BSC	
A2			0.10
D1	2.60	2.70	2.80
E1	1.69	1.79	1.89
L1	0.325	0.425	0.525
b	0.20	0.30	0.40
e		0.65 BSC	

Note:
1.Controlling dimension:in millimeters.
2.General tolerance:±0.10mm.
3.The pad layout is for reference purposes only.



Side View
侧面视图



Suggested Solder Pad Layout
Top View



Disclaimer

The information presented in this document is for reference only. Yangzhou Yangjie Electronic Technology Co., Ltd. reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with automotive electronics,are not designed for use in medical, life-saving, lifesustaining,or military,Yangjie or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website http://www.21yangjie.com , or consult your nearest Yangjie's sales office for further assistance.